View PLL520-30_320410.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Preliminary
PLL520-30
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
FEATURES
* * * * * * * * * 65MHz to 130MHz Fundamental Mode Crystal. Output range: 65MHz - 130MHz (no PLL). Low Injection Power for crystal 50uW. Complementary outputs: PECL or LVDS. Selectable OE Logic Integrated variable capacitors. Supports 2.5V or 3.3V-Power Supply. Available in die form. Thickness 10 mil.
DIE CONFIGURATION
65 mil
25 26 24 23 22 21 20 19 18 17 16
(1550,1475)
27
15
28
14
62 mil
13 29 12
11 30 10 31 9 1 2 3 4 5 6 7 8
DESCRIPTIONS
Y
(0,0)
PLL520-30 is a VCXO IC specifically designed to pull frequency fundamental crystals from 65MHz to 130MHz, with selectable PECL or LVDS outputs and OE logic (enable high or enable low). Its design was optimized to tolerate higher limits of interelectrodes capacitance and bonding capacitance to improve yield. It achieves very low current into the crystal resulting in better overall stability. Its internal varicaps allow an on chip frequency pulling, controlled by the VCON input.
X
DIE SPECIFICATIONS
Name Size Reverse side Pad dimensions Thickness Value 62 x 65 mil GND 80 micron x 80 micron 10 mil
BLOCK DIAGRAM
OE VCON Oscillator X+ XQ Q
Amplifier w/ integrated varicaps
OUTPUT SELECTION AND ENABLE
Pad #9 OUTSEL 0 1 Pad #25 OESEL
PLL520-30
Selected Output LVDS PECL (default)
Pad #30 OE_CTRL 0 1 0 1
State Tri-state Output enabled (default) Output enabled (default) Tri-state
0 1 (default)
Pad #9, #25 and #30: Bond to GND to set to "0", bond to VDD to set to "1" Pad #30: Logical states defined by PECL levels if OESEL is "1" Logical states defined by CMOS levels if OESEL is "0"
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 1
Preliminary
PLL520-30
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings PARAMETERS
Supply Voltage Input Voltage, dc Output Voltage, dc Storage Temperature Ambient Operating Temperature* Junction Temperature Lead Temperature (soldering, 10s) Input Static Discharge Voltage Protection
SYMBOL
VDD VI VO TS TA TJ
MIN.
VSS-0.5 VSS-0.5 -65 0
MAX.
7 VDD+0.5 VDD+0.5 150 70 125 260 2
UNITS
V V V C C C C kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.
2. Crystal Specifications PARAMETERS
Built-in Capacitance Inter-electrode capacitance C0/C1 ratio (gamma) Oscillation Frequency
SYMBOL
CX+ CXC0 OF
CONDITIONS
65MHz to 130MHz (VDD=3.3V)
MIN.
TYP.
MAX.
2 2
UNITS
pF
2.6 300 Fund. 65 130 MHz
3. Voltage Control Crystal Oscillator PARAMETERS
VCXO Stabilization Time * VCXO Tuning Range CLK output pullability On-chip Varicaps control range Linearity VCXO Tuning Characteristic VCON input impedance VCON modulation BW 0V VCON 3.3V, -3dB 25
SYMBOL
TVCXOSTB
CONDITIONS
From power valid XTAL C0/C1 < 300 0V VCON 3.3V at room temperature VCON = 0 to 3.3V
MIN.
200*
TYP.
10
MAX.
UNITS
ms ppm
100* 4 - 18* 5* 65 60 10*
ppm pF % ppm/V k kHz
Note: Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 2
Preliminary
PLL520-30
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
4. General Electrical Specifications PARAMETERS
Supply Current (Loaded Outputs) Operating Voltage Output Clock Duty Cycle Short Circuit Current
SYMBOL
IDD VDD
CONDITIONS
PECL/LVDS
MIN.
3.13
TYP.
MAX.
100/80 3.47
UNITS
mA V % mA
@ 1.25V (LVDS) @ Vdd - 1.3V (PECL)
45 45
50 50 50
55 55
5. Jitter specifications PARAMETERS
Period jitter RMS Period jitter peak-to-peak Integrated jitter RMS
*: To be measured
CONDITIONS
77.76MHz 77.76MHz Integrated 12 kHz to 20 MHz at 77.76MHz
MIN.
TYP.
3.5* 24* 0.5*
MAX.
UNITS
ps ps ps
6. Phase noise specifications PARAMETERS Phase Noise relative to carrier FREQUENCY 77.76MHz @10Hz -75 @100Hz -95 @1kHz -125 @10kHz -145 @100kHz -155 UNITS dBc/Hz
Note: Phase Noise at VCON = 0V - to be measured
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 3
Preliminary
PLL520-30
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
7. LVDS Electrical Characteristics PARAMETERS Output Differential Voltage V DD Magnitude Change Output High Voltage Output Low Voltage Offset Voltage Offset Magnitude Change Power-off Leakage Output Short Circuit Current 8. LVDS Switching Characteristics PARAMETERS Differential Clock Rise Time Differential Clock Fall Time
LVDS Levels Test Circuit
OUT
SYMBOL V OD V OD V OH V OL V OS V OS I OXD I OSD
CONDITIONS
MIN. 247 -50
TYP. 355 1.4
MAX. 454 50 1.6 1.375 25 10 -8
UNITS mV mV V V V mV uA mA
R L = 100 (see figure)
0.9 1.125 0
1.1 1.2 3 1 -5.7
V out = V DD or GND V DD = 0V
SYMBOL
tr tf
CONDITIONS R L = 100 C L = 10 pF (see figure)
MIN. 0.2 0.2
TYP. 0.7 0.7
MAX. 1.0 1.0
UNITS ns ns
LVDS Switching Test Circuit
OUT
50
CL = 10pF
VOD
VOS
VDIFF
RL = 100
50 CL = 10pF OUT OUT
LVDS Transistion Time Waveform
OUT 0V (Differential) OUT
80% VDIFF 20% 0V
80%
20%
tR
tF
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 4
Preliminary
PLL520-30
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
9. PECL Electrical Characteristics PARAMETERS Output High Voltage Output Low Voltage SYMBOL V OH V OL CONDITIONS R L = 50 to (V DD - 2V) (see figure) MIN. V DD - 1.025 V DD - 1.900 MAX. V DD - 0.750 V DD - 1.620 UNITS V V
10. PECL Switching Characteristics PARAMETERS Clock Rise Time Clock Fall Time SYMBOL
tr tf
CONDITIONS @20/80% - PECL @80/20% - PECL
MIN. 0.3 0.3
TYP. 0.6 0.5
MAX. 1.5 1.5
UNITS ns ns
PECL Levels Test Circuit
OUT VDD OUT
PECL Output Skew
50
2.0V 50%
50 OUT OUT tSKEW
PECL Transistion Time Waveform
DUTY CYCLE
45 - 55%
55 - 45%
OUT 80% 50% 20% OUT tR tF
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 5
Preliminary
PLL520-30
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
PAD ASSIGNMENT
Pad # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Name Optional GND Optional GND Optional GND Optional GND GND Reserved Optional GNDBUF GNDBUF OUTSEL LVDS PECL VDDBUF Optional VDDBUF PECLB LVDSB Not connected GNDBUF Reserved Reserved Not connected Optional VDD Optional VDD VDD Optional VDD OESEL XIN XOUT Not connected Not connected OE_CTRL VCON X (m) 248 361 473 587 702 874 1042 1171 1400 1400 1400 1400 1400 1400 1400 1400 1389 1232 1042 854 659 559 459 358 194 109 109 109 109 109 109 Y (m) 109 109 109 109 109 109 109 109 125 259 476 616 716 871 1089 1227 1365 1365 1365 1365 1365 1365 1365 1365 1365 1223 1017 858 646 397 181
Note: for optimal Phase Noise performance, it is recommended to bond all optional VDD and GND pads.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 6
Preliminary
PLL520-30
PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
ORDERING INFORMATION
PART NUMBER
The order number for this device is a combination of the following: Device number, Package type and Operating temperature range
PLL520-30 D C
PART NUMBER TEMPERATURE
C=COMMERCIAL
PACKAGE TYPE
D=DIE
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 7

▲Up To Search▲

Price & Availability of PLL520-30

	To Download PLL520-30 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .